设为首页 | 加入收藏 | 网站地图

咨询电话:

086-0755-82816682

您现在的位置:芯片解密工程师之家 >> 芯片解密工程师专栏 >> 朱工IC解密专栏 >> 浏览文章

TMS320LF2402A解析与解密

发布时间:2010年08月19日 来源:互联网 作者:admin 点击:

  作为芯片解密行业货真价实的领军企业芯谷的芯片解密技术已经相当成熟,解密成功的概率几乎100%,解密价格比较便宜、周期较短。
  目前,芯谷在其他疑难解密领域也已经取得突破性技术成果,典型优势服务领域包括CY8C单片机解密、PIC单片机解密、华邦单片机解密、SST芯片解密、STC芯片解密等等,欲了解更多项目合作详情,请与我们联系。
  芯片解密咨询电话:086-0755-82815425
  咨询QQ:1123949653  471752860
  Email:xingu2010@126.com

  TMS320LF2402A FEATURES
  High-Performance Static CMOS Technology
  25-ns Instruction Cycle Time (40 MHz)
  40-MIPS Performance
  Low-Power 3.3-V Design
  Based on TMS320C2xx DSP CPU Core
  Code-Compatible With F243/F241/C242
  Instruction Set and Module Compatible With F240/C240
  Flash (LF) and ROM (LC) Device Options
  LF240xA: LF2407A, LF2406A,LF2403A, LF2402A
  LC240xA: LC2406A, LC2404A,LC2403A, LC2402A
  On-Chip Memory
  Up to 32K Words x 16 Bits of Flash EEPROM (4 Sectors) or ROM
  Programmable “Code-Security” Feature for the On-Chip Flash/ROM
  Up to 2.5K Words x 16 Bits of Data/Program RAM
  544 Words of Dual-Access RAM
  Up to 2K Words of Single-Access RAM
  Boot ROM (LF240xA Devices)
  SCI/SPI Bootloader
  Up to Two Event-Manager (EV) Modules(EVA and EVB), Each Includes:
  Two 16-Bit General-Purpose Timers
  Eight 16-Bit Pulse-Width Modulation(PWM) Channels Which Enable:
  Three-Phase Inverter Control
  Center- or Edge-Alignment of PWM Channels
  Emergency PWM Channel Shutdown With External PDPINTx Pin
  Programmable Deadband (Deadtime) Prevents Shoot-Through Faults
  Three Capture Units for Time-Stamping of External Events
  Input Qualifier for Select Pins
  On-Chip Position Encoder Interface Circuitry
  Synchronized A-to-D Conversion
  Designed for AC Induction, BLDC,Switched Reluctance, and Stepper Motor Control
  Applicable for Multiple Motor and/or Converter Control
  External Memory Interface (LF2407A)
  192K Words x 16 Bits of Total Memory:64K Program, 64K Data, 64K I/O
  Watchdog (WD) Timer Module
  10-Bit Analog-to-Digital Converter (ADC)
  8 or 16 Multiplexed Input Channels
  500-ns MIN Conversion Time
  Selectable Twin 8-State Sequencers Triggered by Two Event Managers
  Controller Area Network (CAN) 2.0B Module (LF2407A, 2406A, 2403A)
  Serial Communications Interface (SCI)
  16-Bit Serial Peripheral Interface (SPI) (LF2407A, 2406A, LC2404A, 2403A)
  Phase-Locked-Loop (PLL)-Based Clock Generation
  Up to 40 Individually Programmable,Multiplexed General-Purpose Input/Output (GPIO) Pins
  Up to Five External Interrupts (Power Drive Protection, Reset, Two Maskable Interrupts)
  Power Management:
  Three Power-Down Modes
  Ability to Power Down Each Peripheral Independently
  Real-Time JTAG-Compliant Scan-Based Emulation, IEEE Standard 1149.1? (JTAG)
  Development Tools Include:
  Texas Instruments (TI) ANSI C Compiler,Assembler/Linker, and Code Composer Studio? Debugger
  Evaluation Modules
  Scan-Based Self-Emulation (XDS510?)
  Broad Third-Party Digital Motor Control Support
  Package Options
  144-Pin LQFP PGE (LF2407A)
  100-Pin LQFP PZ (2406A, LC2404A)
  64-Pin TQFP PAG (LF2403A, LC2403A,LC2402A)
  64-Pin QFP PG (2402A)
  Extended Temperature Options (A and S)
  A:  40°C to 85°C
  S:  40°C to 125°C
  芯谷积极为客户尽一份心,为社会出一份力,未来,我们还将持续致力于向广大客户提供更优质高效的服务,领导IC行业和芯片解密等走向更完善合理的高度。

tags:TMS320LF2402A解密,芯片破解

上一篇文章:TMS320LF2402介绍与解密

下一篇文章:HT45R37V特点概况与芯片解密

相关文章